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Abstract
Since its introduction in 2004, the MapReduce framework has be-
come one of the standard approaches in massive distributed and paral-
lel computation. In contrast to its intensive use in practise, theoretical
footing is still limited and only little work has been done yet to put
MapReduce on a par with the major computational models. Follow-
ing pioneer work that relates the MapReduce framework with PRAM
and BSP in their macroscopic structure, we focus on the functionality
provided by the framework itself, considered in the parallel external
memory model (PEM). In this, we present upper and lower bounds on
the parallel I/O-complexity that are matching up to constant factors
for the shuffle step. The shuffle step is the single communication phase
where all information of one MapReduce invocation gets transferred
from map workers to reduce workers. Hence, we move the focus to-
wards the internal communication step in contrast to previous work.
The results we obtain further carry over to the BSP∗ model. On the
one hand, this shows how much complexity can be “hidden” for an algo-
rithm expressed in MapReduce compared to PEM. On the other hand,
our results bound the worst-case performance loss of the MapReduce
approach in terms of I/O-efficiency.
1 Introduction
The MapReduce framework has been introduced by Dean and Ghemawat [5]
to provide a simple parallel model for the design of algorithms on huge data
sets. It allows an easy design of parallel programs that scale to large clusters
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1 INTRODUCTION
of hundreds or thousands of PCs. Since its introduction in 2004, apart from
its intensive use by Google for tasks involving petabytes of data each day [6],
the open source implementation Hadoop [16] has found many applications
including regular use by companies like Yahoo!, eBay, Facebook, Twitter
and IBM. This success can be traced back to both the short development
time of programs even for programmers without experience in parallel and
distributed programs, and the fast and fault tolerant execution of many tasks.
However, there is also criticism passed on current progression towards
MapReduce [7, 12, 14]. This includes criticism on the applicability of MapRe-
duce in all its simplicity to tasks where more evolved techniques have been
examined already. Hence, it is of high importance to gain an understand-
ing when and when not the MapReduce model can lead to implementations
that are efficient in practise. In this spirit, MapReduce has been compared
to PRAM [11] and BSP [9] by presenting simulations in MapReduce. But
theoretical foundations are still evolving.
Especially in high performance computing, the number of gigaflops pro-
vided by today’s hardware is more than sufficient, and delivering data, i.e.,
memory access, usually forms the bottleneck of computation. In clusters con-
sisting of a large number of machines, the communication introduces another
bottleneck of a similar kind. Therefore, we believe that the (parallel) exter-
nal memory model [1, 2] provides an important context in which MapReduce
should be examined.
In this paper, we provide further insights, contributing to the discussion
on applicability of MapReduce, in that we shed light on the I/O-efficiency
loss when expressing an algorithm in MapReduce. On the other hand, our
investigation bounds the complexity that can be “hidden” in the framework
of MapReduce in comparison to the parallel external memory (PEM) model.
This serves for a direct lower bound on the number of rounds given a lower
bound on the I/O-complexity in the PEM model. The main technical contri-
bution of this work is the consideration of the shuffle step which is the single
communication phase between processors / workers during a MapReduce
round. In this step, all information is redistributed among the workers.
MapReduce Framework The MapReduce framework can be understood
as an interleaved model of parallel and serial computation. It operates in
rounds where within one round the user-defined serial functions are executed
independently in parallel. Each round consists of the consecutive execution of
a map, shuffle and reduce step. The input is a set of 〈key, value〉 pairs. Since
each mapper and reducer is responsible for a certain (known) key, w.l.o.g. we
can rename keys to be contiguous and starting with one.
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A round of the MapReduce framework begins with the parallel execution
of independent map operations. Each map operation is supplied with one
〈key, value〉 pair as input and generates a number of intermediate 〈key, value〉
pairs. To allow for parallel execution, it is important that map operations
are independent from each others and rely on a single input pair. In the
shuffle step, the set of all intermediate pairs is redistributed s.t. lists of pairs
with the same key are available for the reduce step. The reduce operation
for key k gets the list of intermediate pairs with key k and generates a new
(usually smaller) set of pairs.
The original description, and current implementations realise this frame-
work by first performing a split function to distribute input data to workers.
Usually, multiple map and reduce tasks are assigned to a single worker. Dur-
ing the map phase, intermediate pairs are already partitioned according to
their keys into sets that will be reduced by the same worker. The intermedi-
ate pairs still reside at the worker that performed the map operation and are
then pulled by the reduce worker. Sorting the intermediate pairs of one re-
duce worker by key finalises the shuffle phase. Finally, the reduce operations
are executed to complete the round. A common extension of the framework
is the introduction of a combiner function that is similar in spirit to the
reduce function. However, a combine function is already applied during the
map execution, as soon as enough intermediate pairs with the same key have
been generated.
Typically, a MapReduce program involves several rounds where the out-
put of one round’s reduce functions serves as the input of the next round’s
map functions [6]. Although most examples are simple enough to be solved in
one round, there are many tasks that involve several rounds such as comput-
ing page rank or prefix sums. In this case a consideration of the shuffle step
becomes most important, especially when map and reduce are I/O-bounded
by writing and reading intermediate keys. If map and reduce functions are
hard to evaluate and large data sets are reduced in their size by the map
function, it is important to find evolved techniques for the evaluation of
these functions. However, this shall not be the focus of our work.
One can see the shuffle step as the transposition of a (sparse) matrix:
Considering columns as origin and rows as destination, there is a non-zero
entry xij iff there is a pair 〈i, xij〉 emitted by the jth map operation (and
hence will be sent to reducer i). Data is first given partitioned by column, and
the task of the shuffle step is to reorder non-zero entries row-wise. Note that
there is consensus in current implementations to use a partition operation
during the map operation as described above. This can be considered as a
first part of the shuffle step.
3
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Related work Feldman et al. [8] started a first theoretical comparison of
MapReduce and streaming computation. They address the class of symmet-
ric functions (that are invariant under permutation of the input) and restrict
communication and space for each worker to be polylogarithmic in the input
size N (but mention that results extend to other sublinear functions). In [11],
Karloff et al. state a theoretical formulation of the MapReduce model where
space restriction and the number of workers is limited by N1−. Similarly,
space restrictions limit the number of elements each worker can send or re-
ceive. In contrast to other theoretical models, they allow several map and
reduce tasks to be run on a single worker. For this model, they present an
efficient simulation for a subclass of EREW PRAM algorithms. Goodrich et
al. [9] introduce the parameter M to restrict the number of elements sent or
received by a machine. Similar to the external memory model where computa-
tion is performed in a fast cache of sizeM , this introduces another parameter
additionally to the input size N . Their MapReduce model compares to the
BSP model with M -relation, i.e., a restricted message passing degree of M
per super-step. The main difference, is that in all the MapReduce models
information cannot reside in memory of a worker, but has to be resent to
itself to be preserved for the next round. A simulation of BSP and CRCW
PRAM algorithms is presented based on this model.
The restriction of worker-to-worker communication allows for the number
of rounds to be a meaningful performance measure. As observed in [11]
and [9], without restrictions on space / communication there is always a
trivial non-parallel one-round algorithm where a single reducer performs a
sequential algorithm.
On the experimental side, MapReduce has been applied to multi-processor
/ multi-core machines with shared memory [13]. They found several classes
of problems that perform well in MapReduce even on a single machine.
As described above, the shuffle step can be considered as a matrix transpo-
sition. Following the model of restricting communication, the corresponding
matrix is restricted to have a certain maximum number of non-zero entries
per column and row. Previous work considered the multiplication of a sparse
matrix with one vector [4] and several vectors simultaneously [10] in the ex-
ternal memory model. The I/O-complexity of transposing a dense matrix
was settled in the seminal paper by Aggarval and Vitter [1] that introduced
the external memory model. A parallel version of the external memory model
was proposed by Arge et al. [2].
Our contribution We provide upper and lower bounds on the parallel
I/O-complexity of the shuffle step. In this, we can show that current im-
4
1 INTRODUCTION
plementations of the MapReduce model as a framework are almost optimal
in the sense of worst-case asymptotic parallel I/O-complexity. This further
yields a simple method to consider the external memory performance of an
algorithm expressed in MapReduce. Since we consider the PEM model, we
assume a shared memory. However, our results can be applied to any layer of
the memory hierarchy, and also extend to the communication layer, i.e. the
network. This is expressed by a comparison to the BSP∗ model.
Following the abstract description of MapReduce [9, 11], the input of each
map function is a single 〈key, value〉 pair. The output of reduce instead can
be any finite set of pairs. In terms of I/O complexity, however, it is not
important how many pairs are emitted, but rather the size of the input /
output matters.
We analyse several different types of map and reduce functions. For map,
we first consider an arbitrary order of the emitted intermediate pairs. This is
most commonly phrased as the standard shuffle step provided by a framework.
Another case is that intermediate pairs are emitted ordered by their key.
Moreover, as a last case, we allow evaluations of a map function in parallel
by multiple processors. For reduce, we consider the standard implementation
which guarantees that a single processor gets data for the reduce operations
ordered by intermediate key. Additionally, we consider another type of reduce
which is assumed to be associative and parallelisable. This is comparable to
the combiner function described before (cf. [5]). In this case, the final result
of reduce will be created by a binary tree-like reduction of the partial reduce
results that were generated by processors holding intermediate results from
the same key. For the cases where we actually consider the evaluation of
map and reduce functions, we assume that input / output of a single map /
reduce function fits into internal memory. We further assume in these cases
that input and output read by a single processor does not exceed the number
of intermediate pairs it accesses. Otherwise, the complexity of the task can be
dominated by reading the input, writing the output respectively, which leads
to a different character that is strongly influenced by the implementation of
map and reduce. For the most general case of MapReduce, we simply assume
that intermediate keys have already been generated by the map function, and
have to be reordered to be provided as a list to the reduce workers.
For our lower bounds to be matching, we have to assume that the number
of messages sent and received by a processor is restricted. More precisely, for
NM being the number of map operations and NR the number of reducers, we
require that each reducer receives at most N1−γM intermediate pairs, and each
mapper emits at most N1−γR where γ depends on the type of map operation.
However, for the first and the second types of map as described above, any
γ > 0 is sufficient.
5
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Outline In the next Section, we give a description of the PEM. This will
be followed by a comparison of the PEM and BSP∗ model. In Section 4,
we present algorithms for the shuffle step for all considered map and reduce
types. Our lower bounds that match up to constant factors are given in
Section 5.
2 The parallel external memory model
The classical external memory model introduced in [1] assumes a two-layer
memory hierarchy. It consists of an internal memory (cache) that can hold up
to M elements, and an external memory (disk) of infinite size, organised in
blocks of B elements. Computations and rearrangement of elements can only
be done with elements residing in internal memory. With one I/O, a block
can be moved between internal and external memory. This models quite well
the design of current hardware with a hierarchy of faster and smaller caches
towards the CPU. Disk accesses are usually cost-intensive and hence many
contiguous elements are transferred at the same time.
As a parallel version of this model, the PEM was proposed by Arge et
al. [2] replacing the single CPU-cache by P parallel caches and CPUs that
operate on them (cf. Figure 1). External memory is treated as shared mem-
ory, and within one parallel I/O, each processor can perform an input or an
output of its internal memory to disk. Similar to the PRAM model, one
has to define how overlapping access is handled. In this paper, we assume
concurrent read, exclusive write (CREW). However, the results can be easily
modified for CRCW or EREW.
CPU CPU CPU
. . .
CPU
· · · · · ·
Figure 1: The parallel external memory model (PEM).
3 A comparison to BSP∗
For a BSP model comparable with PEM, we assume that computational
costs are dominated by communication. One of the parameters in the BSP
model is the h-relation, the number of messages each processor is allowed to
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send and to receive. Additionally, a latency / startup cost L per super-step is
assumed. The total cost of an algorithm with T super-steps is T ·(h+L). All
this conforms with the definition of BSP in [15], when normalising to network
throughput g = 1. However, as a significant change compared to [15] one can
define the latency L in relation to the number of connections each processor
has to establish. This is justified for hand shake protocols but also for the
encapsulation process of messages performed by the network layers in the OSI
model, i.e., todays network protocols. Hence, an incentive is given to send
a number of elements of magnitude comparable to the connection-latency to
the same processor. Another way to express this is the BSP∗ model [3] that
encourages block-wise communication by defining a cost model gh ds/Be+L
per super-step for maximum message length s.
The version that is best comparable with PEM is the BSP∗ with 1-relation
(i.e., h = 1). Assuming g > L, we can restrict ourselves to s ≤ B. Otherwise
a message has to be divided into multiple super-steps which only changes
costs by a constant factor. Any such 1-BSP∗ algorithm with ` super-steps
on input size N can be simulated in the EREW PEM with 2` parallel I/O,
if input and output are equally distributed over internal memories and M
is sufficiently large. In this, one parallel-output of the blocks that are to be
sent is done per super-step. In a following parallel input, these blocks are
input by their destined processor. Hence, all our lower bounds hold for the
1-BSP∗ where M can be set to any arbitrarily large value (e.g. N) such that
N/P ≤ M . Note that the simulation can be non-uniform which, however,
does not change the statement.
Similarly, a 1-BSP∗ algorithm can be derived from an EREW PEM algo-
rithm for M = N/P . For each output that is made by the PEM algorithm,
the corresponding block is sent to the processor that will read the block near-
est in the future. In general, this implies that multiple blocks can be sent
to the same processor violating the 1-relation. However, our algorithms are
easily transformed to avoid this problem. Furthermore, assignment of input
and output is not necessary in the BSP model, and the applied parallel sort-
ing algorithm is even derived from a BSP algorithm (see [2]). We omit a
detailed description here since it is not the focus of our work.
4 Upper bounds for the shuffle step
We start with the description of some basic building blocks that are performed
multiple times within our algorithms. To form a block from elements that are
spread over several internal memories, processors can communicate elements
in a tree-like fashion to form the complete block in log min {P,B} I/Os. This
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is referred to as gathering. If a block is created by computations involving
elements from several processors (e.g., summing multiple blocks) still logP
I/Os are sufficient. Similarly, a block can be spread to multiple processors in
logP I/Os (scattering). If n blocks for each processor have to be scattered
/ gathered independently, this can be serialised such that n+ logP I/Os are
sufficient. Note that for all gather and scatter tasks, the communication
structure has to be known to each participant. This is for example the case
when participating processors constitute an ordered set which is known to
all. Additionally, we require the computation of prefix sums. This task has
been extensively studied in parallel models. For the PEM model see [2] for
a description.
Range-bounded load-balancing For load balancing reasons, the follow-
ing task will appear several times. Given n tuples (i, x) that are located in
contiguous external memory, ordered by some non-unique key i ∈ {1, . . . ,m}
for m ≤ n. Assign the n tuples to P processors such that each processor gets
n/P tuples assigned to it, but keys are within a range of size m/P .
The task can be solved by dividing the P processors into dP/2e volume
processors and bP/2c range processors. First, data is assigned to the volume
processors by volume. In this, each volume processor gets a consecutive piece
of d2n/P e tuples assigned to it. For communication purpose, we assume that
for each processor there is an exclusive block reserved for messages in external
memory denoted as inbox.
For the next step, think of the ordered set of keys (1, . . . ,m) being par-
titioned into P/2 ranges of at most d2m/P e continuous keys each (further
referred to as key range). To cope with the problem of having too many dif-
ferent keys assigned to the same volume processor, we reserve the ith range
processor to become responsible for tuples within the (i + 1)th key range.
Now, each volume processor scans its assigned area and keeps track of the
position in external memory where a new key range begins. This requires
only n
PB
I/Os for scanning the assigned tuples while one block in memory is
reserved to buffer and output the starting positions of a new range.
Afterwards, each volume processors with more than d2m/P e keys as-
signed to it, created a list of memory positions where a new key range begins.
This list is than scattered block-wise to the range processors reserved for the
corresponding key ranges. Although we assume CREW, it is necessary to
distribute this information because a program running on a range processor
is not aware of the memory position to find the information for it depends on
which volume processor got assigned the key range. The distribution is pos-
sible in log min {B,P} parallel I/Os where each block of a list is written into
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the inbox of the first range processor concerned by this block, and from there
spread in an binary manner to the other range processors (cf. Figure 2). In
this, each processor can be informed about both the beginning and the end
of its assigned area. Note that it can never happen that a range processor
receives information from multiple volume processors because for a key range
divided to multiple volume processors only the first can dispose the tuples.
Pi Pi+1 Pi+2 . . . Pi+B2
. . . Pi+B
Figure 2: Scattering the list of key ranges.
Contraction Given an input sequence of n elements written in m blocks
on disk, where some of the memory cells are empty, it is possible to contract
the sequence in m/P + logP I/Os such that empty cells are removed and
the sequence is written in the same ordering as before, but with elements
stored contiguously. To this end, the input blocks are assigned equally to
the P processors. Each processor gets a contiguous peace of up to dm/P e
blocks assigned to it, and processors are assigned in ascending order. Within
one scan, each processor can determine the number of non-empty cells con-
tained in its assigned area. With this information, and the given ordering
of processors, using prefix sum computation, in logP I/Os, it is known to
each processor where its elements shall be placed in a contiguous output.
For each block of the contiguous output, the processor with the first, and
the processor with the last element assigned to it are in knowledge of the
fact, given the prefix sum results. Since processors are assigned in ascending
order to the pieces, a gather operation can be used to create blocks with
elements assigned to several processors. Note that each processor only needs
to participate in at most two gather operations. The gather process can be
achieved by an output of each first and last processor of a block, in that
both write their indices into a designated table. Then, each processor can
read this information and send its elements to the inbox of the responsible
processor in the gather process.
Algorithms
For a clearer understanding of the shuffle step, we use the analogy of a
sparse matrix. Let NM be the number of distinct input keys, and NR be the
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number of distinct intermediate keys (i.e., independent reduce runs). Each
pair 〈i, xij〉 emitted by map operation j can be considered a triple (i, j, xij).
Using this notation, one can think of a sparse NR × NM matrix with non-
zero entries xij. This matrix is given in some layout determined by the map
function and has to be either reordered into a row-wise ordering, or a layout
where rows can be reduced easily. In the following, we consider input keys
as column indices and intermediate keys as row indices. The total number
of intermediate pairs / non-zero elements is denoted H. Additionally, we
have w, the number of elements emitted by a reduce function, and v, the
size of the input to a map function, v, w ≤ min {M −B, dH/P e} as argued
in the introduction. An overview of the algorithmic complexities is given in
Table 1. For space restrictions the term logP is omitted in Table 1. We use
logb x := max {logb x, 1}. The complexities given in Table 1 only differ from
the descriptions in that we distinguish the special case R = 1, and make
use of the observation logd(x/d) = logd x. For all our algorithms we assume
H/P ≥ B, i.e., there are less processors than blocks in the input such that
each processor can get a complete block assigned to it.
Non-parallel reduce Parallel reduce
Unordered map H
PB
logdNR
H
PB
logd
NRw
B
Sorted map H
PB
logdmin
{
NMNRB
H
, NR, NM
}
H
PB
logdmin
{
NMNRw
H
, NRw
B
}
Parallel map H
PB
logdmin
{
NMNRv
H
, NMv
B
}
H
PB
logd
NMNRvw
BH
Direct shuffling H/P (non-uniform)
Complete merge H
PB
logd
H
B
Table 1: Overview of the algorithmic complexities with d =
min {M/B,H/(PB)}.
Direct shuffling
Obviously, the shuffle step can be completed by accessing each element once
and writing it to its destination. For a non-uniform algorithm, that is, with
knowledge of the non-zero positions, H/P parallel I/Os are sufficient. To
this end, the output can be partitioned into H/P consecutive parts. Since
we assume H/P ≥ B, collisions when writing can be avoided. In contrast,
because we consider CREW reading the elements in order to write them
to their destination is possible concurrently. We restrict ourselves in this
case to a non-uniform algorithm to match the lower bounds in Section 5.
This shows that our lower bounds are asymptotically tight. Such a direct
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shuffle approach can be optimal. However, for other cases that are closer to
real world parameter settings a more evolved approach is presented in the
following.
Map-dependent shuffle part
In this part, we describe for different types of map functions how to prepare
intermediate pairs to be reduced in a next step. To this end, during the
first step R meta-runs of non-zero entries from ranges of different columns
will be formed. Afterwards, these meta-runs are further processed to obtain
the final result. The meta-runs shall be internally ordered row-wise (aka row
major layout). If intermediate pairs have to be written in sorted order before
the reduce operation can be applied, we set R =
⌈
H
NRB
⌉
. Otherwise, if the
reduce function is associative, it will suffice to set R =
⌈
H
NRmax{w,B}
⌉
.
Non-parallel map, unordered intermediate pairs We first consider
the most general (standard) case of MapReduce where we only assume that
intermediate pairs from different map execution are written in external mem-
ory one after another. The elements are ordered by column but within a
column no ordering is given. We refer to this as mixed column layout. This
given ordering can only be exploited algorithmically for non-parallel reduce
functions where a row major layout has to be constructed.
We apply the parallel merge sort by Arge et al. [2] to sort elements by
row index. This algorithm divides data evenly upon the P processors and
starts with an optimal (single processor) external memory algorithm such
as the merge sort in [1] to create P presorted runs of approximately even
size. Then, these runs are merged in a parallel way with a merging degree
dde for d = max
{
2,min
{
H/(PB),
√
H/P,M/B
}}
. In contrast to [2], we
slightly changed this merging degree in that we added the term H/(PB)
to the minimum. This widens the parameter range given in [2] without
changing the complexity within the original range and guarantees matching
lower bounds. Note that logH/(PB) ≤ 2 log√H/P such that for asymptotic
considerations d = max {2, H/(PB),M/B} is sufficient. Instead of a full
merge sort, we stop the merging process when the number of runs is less
than R. Note that if P ≤ R, we actually skip the parallel merging and
perform only a local merge sort on each processor. In either case, we get a
parallel I/O-complexity of H
PB
logd
H
BR
+ logP .
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Non-parallel map, sorted intermediate pairs Here, we assume that
within a column, elements are additionally ordered by row index, i.e. in-
termediate pairs are emitted sorted by their key. This corresponds to the
column major layout. In the following, we assume H/NR ≥ B. Otherwise,
the previous algorithm is applied, or simply columns are merged together as
described in a later paragraph.
Since columns are ordered internally, each column can serve as a pre-
sorted run. Thus, we assign elements using the range-bounded load-balancing
method, with column indices serving as keys. With this assignment we run
the parallel merge sort, but with the following modifications. Again, we
stop the merging processes as soon as less than R runs remain. Instead of
the general external memory sorting algorithm that is used locally on each
processor, we use the M/B-way merge sort to merge all the up to NM/P
columns that are assigned to one processor. For P ≤ R this local merge sort
finishes the task by reducing the NM columns into R runs. If P > R the
local merging creates P runs out of the NM columns. Then, in the parallel
merge phase, the P runs are reduced to R runs. The total I/O-complexity
of this algorithm is H
PB
logd
NM
R
+ logP .
Parallel map, sorted intermediate pairs In the following, we describe
the case with the best possible I/O-complexity for the shuffle step when
no further restrictions on the distribution of intermediate keys are made.
This is the only case where we actually consider the execution of the map
function itself. Note that in terms of I/O-complexity, an algorithm can emit
intermediate pairs from a predefined key range only. This is possible since
intermediate pairs are generated in internal memory, and can be removed
immediately without inducing an I/O, while pairs within the range of interest
are kept. In a model with considerations of the computational cost, it would
be more appropriate to consider a map function which can be parallelised to
emit pairs in a predefined intermediate key range.
We first describe the layout of intermediate pairs in external memory that
shall be produced. Let m = min {M −B, dH/P e}. This time, intermediate
pairs are not simply ordered by column primarily as before, but data is split
into ranges of m/v columns and within each such meta-column elements
are ordered row-wise. When creating this layout, each processor can keep
its memory filled with the m input elements required for each meta-column
while writing the intermediate results. This layout can be obtained by first
determining the volume of each meta-column in parallel by requesting in-
termediate results without writing them to disk. Using parallel prefix sum
computation, it can be determined which processor will be assigned to which
12
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volume part of a meta-column in order to realise an equal load balancing.
This step is possible in logP I/Os. After the assignment of processors to
meta-columns, each processor reads and keeps input pairs for a whole meta-
column in internal memory. Using the map function, intermediate pairs are
requested and extracted, and then written to external memory in row-wise
order (within a meta-column). If a processor is assigned to multiple meta-
columns, it processes each meta-column one after another. Since H/P ≥ B,
multiple processors never have to write to the same block at the same time.
Because we already formed row-wise sorted meta-columns ofm/v columns,
the number of merge iterations to generate R row-wise sorted meta-runs is
reduced. If NM/m ≤ R, nothing needs to be done because the number of
meta-columns is already less than the desired number of meta-runs. Oth-
erwise, we use the parallel merge sort. Similar to the description for sorted
intermediate pairs, the elements are assigned to processors in a balanced way,
range-bounded now by meta-column index. As a single processor sorting
algorithm, the meta-columns are merged by merge-sort (if less than P meta-
columns exist). The local or the preceding parallel merging is again stopped
when at most R runs remain. Reducing the NMv/m meta-columns into R
meta-runs induces an I/O-complexity of H
PB
logM/B
NMv
min{M,H/P}R + logP .
Reduce-dependent shuffle part
Non-parallel reduce function For the general case of non-parallel reduce func-
tions, intermediate keys of the same key are to be provided consecutively to
the reduce worker, i.e., a row major layout has to be created. This can be
obtained in a direct manner as follows. We describe the current layout in
tiles, where one tile consists of the elements in one row within a meta-column.
The macroscopic ordering of these tiles is currently a column major layout.
To obtain the desired layout, tiles only need to be rearranged into a row
major layout.
Observe that there are H
NRB
meta-runs with NR rows each such that there
are at most H
B
non-empty tiles. Each tile can consist of at most two blocks
that contain elements from another tile (and need to be accessed separately).
However, these are still H
PB
parallel I/Os to access these blocks. The remain-
ing H
B
blocks that belong entirely to a tile contribute another H
PB
I/Os.
To rearrange tiles, we assign elements to processors balanced by volume
and range-bounded by the tile index (ordered by meta-runs first, and by row
within a meta-run). In order to write the output in parallel, the destined
positions of each of its assigned elements has to be known to the processors.
To this end, each processor scans its assigned elements, and for each beginning
of a new tile, the memory position is output into a table S (consisting of H/B
13
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entries, one blocks each). Afterwards, using this table, the size of each tile
is determined and written to a new table D. With table D a prefix sum
computation is started in row major layout such that D now contains the
relative output destination of each row within each meta-run. In a CRCW
model, with the same assignment of elements as before, tiles can now be
written to their destination to form the output using table D.
For CREW, when first creating D, one can ceil the tile sizes to full blocks.
The resulting layout will obviously contain blocks that are not entirely filled,
but contain empty memory cells. However, using the contraction described
above, one can extract these empty cells.
The whole step to finalise the shuffle step has I/O-complexity H
PB
+ logP .
Parallel (associative) reduce function Assuming a parallelisable re-
duce, each processor shall perform multiple reduce functions simultaneously
on a subset of elements with intermediate key in a certain range. In a final
step, the results of these partial reduce executions are then collected and
reduced to the final result.
To this end, the range of intermediate keys is partitioned into dNRPw/He
ranges of up to dH/(Pw)e keys. Using the range-bounded load-balancing
algorithm, elements (still ordered in meta-runs) are assigned to processors
such that each processor gets elements from at most two pieces of row indices.
This can be achieved by using the tuple (meta-run index, row index) as key.
If a processor got assigned elements that belong to the same reduce function,
elements can be reduced immediately by the processor. Afterwards, for each
key range, elements can be gathered to form the final result of the reduce
function. This is possible with H
PB
+ logP I/Os.
Complete sorting / merging
For some choices of parameters, especially for small instances, it can be
optimal to simply apply a sorting algorithm to shuffle elements row-wise.
Using the parallel merge sort, this has I/O-complexity H
PB
logd
H
B
+ logP .
Furthermore, if the matrix is given in column major layout, the NM already
sorted columns can simply be merged to order elements row-wise. This results
in an I/O-complexity of H
PB
logdNM + logP .
5 Lower bounds for the shuffle step
A simple task in MapReduce is creating the product of a sparse matrix A
with a vector. Assuming that the matrix entries are implicitly given by the
14
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map function, the task can be accomplished within one round. In this, map
function j is supplied with input vector element xj and emits 〈i, xjaij〉. The
reduce function simply sums up values of the same intermediate key. Hence,
a lower bound for matrix vector multiplication immediately implies a lower
bound for the shuffle step. Since reduce can be an arbitrary function, we
restrict ourselves to matrix multiplication in a semiring, where the existence
of inverse elements is not guaranteed.
A lower bound for sparse N×N matrices in the I/O-model was presented
in [4] and extended to non-square situations in [10]. These bounds are based
on a counting argument, comparing the number of possible programs for the
task with ` I/Os to the number of distinct matrices. To this end, the maximal
number of different configurations (content) of external and internal memory
after one I/O is examined. In this section, we explain the main differences to
these proofs, the complete proofs of our results can be found in Appendix A.
Since we have multiple processors and assume a CREW environment, we
have to dissociate from the perspective of moving blocks. Instead, we assume
that a block in external memory which does not belong to the final output
disintegrates magically immediately after it is read for the last time in this
form.
For a parallel I/O, the number of preceding configurations is simply raised
to the power of P . However, in contrast to the single processor EM model,
we have to consider the case H/P ≤M , i.e., not all processors can have their
internal memory filled entirely. Instead, we consider the current number of
elementsXi,l of processor i before the lth parallel I/O. The number of distinct
configuration of a program after ` I/Os is then bounded by
∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B4P` .
Furthermore, we consider multiple input and multiple output vectors
which leads to a combined matrix vector product. In this, any intermedi-
ate pair – in classical matrix vector multiplication an elementary product of
a vector element with a non-zero entry – can now be the result of a linear
combination of the v elements in the corresponding dimension of the input
vectors, and any output element can be a linear combination of intermediate
pairs with corresponding intermediate key. We use a simplified version and
consider the variant where each intermediate pair is simply a copy of one
of the v input elements, and it is required for the computation of precisely
one output element. Hence, for each of the H non-zero entries in our matrix,
there is not only a choice of its position but also the choice from which of
the v input elements it stems from, and which of the w output elements will
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be its destination. This results in a total number of
(
NMNR
H
)
vHwH different
tasks for fixed parameters NM , NR, H, v and w.
Applying these modifications yields the following results.
Theorem 1. Given parameters B, M ≥ 3B and P ≤ H
B
. Creating the
combined matrix vector product for a sparse NR × NM matrix with H non-
zero entries for H/NR ≤ N1−M and H/NM ≤ N1−R for  > 0 from v ≤ H/NM
input vectors to w ≤ H/NR output vectors has (parallel) I/O-complexity
• Ω (min{H
P
, H
PB
logd
NRw
B
})
if the matrix is in mixed column layout
• Ω (min{H
P
, H
PB
logd min
{
NMNRw
H
, NRw
B
}})
if given in column major lay-
out
• and Ω
(
min
{
H
P
, H
PB
logd
NMNRvw
Hmin{M,H/P}
})
for the best-case layout with
H/NR ≤ 6
√
NM and H/NM ≤ 6
√
NR
where d = min {M/B,H/(PB)}.
These lower bounds already match the algorithmic complexities for par-
allel reduce in Section 4. Moreover, a lower bound for creating a matrix in
row major layout from v vectors can be obtained in a very similar way (cf.
parallel map & non-parallel reduce). This task corresponds to a time-inverse
variant of creating the matrix vector product with a matrix in column major
layout.
Lemma 1. Given parameters B, M ≥ 3B and P ≤ H
B
. Creating a sparse
NR×NM matrix with H non-zero entries in row major layout from v vectors
x(1), . . . , x(v) such that for all non-zero entries holds aij = x
(k)
j for some k
has (parallel) I/O-complexity
Ω
(
min
{
H
P
,
H
PB
logd min
{
NMNRv
H
,
NMv
B
}})
for H/NR ≤ N1−M and H/NM ≤ N1−R ,  > 0.
Theorem 1 and Lemma 1 both hold not only in the worst-case, but for
a fraction of the possible sparse matrices exponentially close to one. Hence,
for distributions over the matrix conformations (position of the non-zero
entries), even if not uniform but somehow skewed, the lower bounds still hold
on average if a constant fraction of the space of matrix conformations has
constant probability. Similar, the bounds hold on average for distributions
where a constant fraction of the non-zero entries is drawn with constant
probability from a constant fraction of the possible position.
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Transposing bound
Another method to obtain a lower bound for the I/O-complexity is presented
in [1]. They use a potential function to lower bound the complexity of dense
matrix transposition. This bound can also be extended to sparse matrix
transposition in the PEM model for matrices given in column major layout.
Combining the following bound with Theorem 1 matches the algorithmic
complexities given in Section 4 for non-parallel reduce.
Theorem 2. The transposition of a sparse NR×NM matrix with H non-zero
entries has worst-case parallel I/O-complexity
Ω
(
H
PB
logd min
{
B,NM , NR,
H
B
})
.
A bound for scatter / gather
To cover all the algorithmic complexities, it remains to justify the scatter and
gather tasks that are required for the exclusive write policy. A lower bound
for sorting related problems can be found in [2]. They show a lower bound
of Ω (logN/B) = Ω (logP ) on the number of I/Os.
6 Conclusion
We determined the parallel worst-case I/O-complexity of the shuffle step for
most meaningful parameter settings. All our upper and lower bounds for the
considered variants of map and reduce functions match up to constant factors.
Although worst-case complexities are considered, most of the lower bounds
hold with probability exponentially close to one over uniformly drawn shuffle
tasks. We considered several types of map and reduce operations, depending
on the ordering in which intermediate pairs are emitted and the ability to
parallelise the map and reduce operations. All our results hold especially
for the case where internal memory of the processors is never exceeded but
(blocked) communication is required. This shows that the parallel external
memory model reveals a different character than the external memory model
in that communication can be described in the model even for the case the
input fits into internal memories.
Our results show that for parameters that are comparable to real world
settings, sorting in parallel is optimal for the shuffle step. This is met by
current implementations of the MapReduce framework where the shuffle step
consists of several sorting steps, instead of directly sending each element to
its destination. In practise one can observe that a merge sort usually does not
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perform well, but rather a distribution sort does. The partition step and the
network communication in current implementations to realise the shuffle step
can be seen as iterations of a distribution sort. Still, our bounds suggest a
slightly better performance when in knowledge of the block size. If block and
memory size are unknown to the algorithm, which corresponds to the so called
cache-oblivious model, it is known that already permuting (NM = NR = H)
cannot be performed optimally. Sorting instead can be achieved optimally,
but only if M ≥ B2 [?]. However, when assuming that the naïve algorithm
with H
P
I/Os is not optimal, and M ≥ B2, all the considered variants have
the same complexity and reduce to sorting all intermediate pairs in parallel.
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A Lower bounds
A lower bound for sparse N × N matrices in the I/O-model was presented
in [4] and extended to non-square situations in [10]. We follow closely their
description but have to restate the proof for the PEM. Additionally, we con-
sider a task where multiple input and output elements are associated with
each non-zero entry. More specifically, we have v input and w output vec-
tors. The task is to multiply each non-zero entry aij with only one of the v
vector elements x(1)j , . . . , x
(v)
j . The assignment which vector is used for which
non-zero entry is part of the input. Furthermore, each non-zero entry is asso-
ciated with one of the w output vectors. The ith coordinate of the lth output
vector is the sum of all elementary products aijx
(k)
j that were associated with
vector l. Hence, each non-zero entry has, apart from its position in the ma-
trix and its value, two further variables assigned to it, defining origin of the
input vector element and destination of the elementary product. We refer to
this task as the combined matrix vector product of a given matrix, a set of
v input vectors, the number of output vectors w and a given assignment of
non-zero entries to input / output vectors.
Like in [4], the configuration at time t refers to the concatenation of non-
empty memory cells of external and internal memory between the tth I/O
and the t+1th I/O. We will need the following technical lemma for the proofs
of the lower bounds.
Lemma 2. Assume log 3H ≥ 7
2
B log min
{
M
B
, 2H
PB
}
, H ≥ max {N1, N2} ≥ 2,
H/N2 ≤ N1−1 , then
(i) H ≤ N1/2
(ii) N2 ≥ 28 implies B ≤ 1eN3/82 .
(iii) N2 ≥ 28 and H/N2 ≤ N1/61 implies min
{
M
B
, 2H
BP
} ≤ N 37B2 .
Proof. Combining H/N2 ≤ N1−1 with H ≥ N1 yields N1 ≤ N2N1−1 , i.e.,
N2 ≤ N1/1 . Substituting N1 in H ≤ N2N1−1 results in (i).
For (ii), we have B ≤ 2
7
log 3H ≤ 1
e
logH since H ≥ N2 ≥ 28 such
that we can use 3 · 28 < 210 and note that 5
4
· 2
7
≤ 1
e
. Using (i), we get
B ≤ 1
e
logN
1/
2 ≤ 1e logN2. Finally, we simply use the additional observation
log x ≤ x3/8 for x ≥ 28.
The last results is obtained by rewriting the main assumption as 3H ≥
min
{
M
B
, 2H
BP
}7B/2. Again, using 3H ≤ H5/4 for H ≥ N2 ≥ 28, we get H ≥
min
{
M
B
, 2H
BP
}14B/5. H in term is bounded from above by N6/52 such that we
have min
{
M
B
, H
BP
} ≤ (N6/52 )5/(14B) ≤ N3/(7B)2 .
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Best-case to row major layout with multiple input pairs
To begin with, we consider a task that is related to the matrix vector product
but seems somewhat simpler. In [4], a copy task is described, where a matrix
in column major layout is created from a vector such that each non-zero
element in row i is a copy of the ith vector element. The lower bound for this
task is quite similar to the bound for permuting in [1]. In [4], the copy task
is only used as a preliminary analyses to reduce the matrix vector product to.
Here, we actually can use the task itself to state a lower bound. Observe that
the copy task is equivalent to the creation of a sparse matrix in row major
layout where each non-zero entry in column j is a copy of the jth vector
element. This corresponds to the special case of MapReduce where a map
function simply copies its input value H/NM times with random intermediate
indices which then have to be ordered by intermediate index. Thus, a lower
bound for this task states a lower bound for the shuffle step with parallel map
functions but non-parallel reduce. We extend this task further to v multiple
input vectors, such that in the created matrix each non-zero entry in column
j is a copy of of the jth vector element of one of the v vector. In the following,
we bound the number of I/Os required for a family of programs for the copy
task such that every matrix conformation (position of the non-zero elements)
can be created by a program.
Normalisations In the following, we make some normalisations to pro-
grams which will not increase the number of I/Os. Therefore, it suffices to
consider normalised programs only. Computational operations are not re-
quired for the copy task and can hence be removed from the program with
all their results. This can only reduce the number of I/Os. We further can
remove any other element created during the program that does not run into
the final matrix. Hence, input vector elements and any copies that do not
run into the final result are removed throughout the whole program. In this,
we also remove elements that are no long required in internal memory imme-
diately after an I/O. Moreover, we eliminate copy operations within internal
memory. Multiple copies of an input vector element in internal memory are
useless, and copies can be generated by an output where elements reside
in internal memory after the output. This step can again only reduce the
number of elements in internal memory, and thus, the number of I/Os.
Abstraction We abstract like in [4] from the actual configuration. Instead
of the full information of an element, we consider only the set of (column
index, origin vector index) tuples of the elements in a block or in inter-
nal memory. Hence, blocks and internal memory are considered subsets of
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{(1, 1), . . . , (NM , v)} of size at most B and M , respectively. This abstracts
especially from the ordering of elements and the multiplicity of elements with
the same column index.
Description of programs We consider the change of configurations over
time. The initial abstract configuration is unique over all programs for fixed
NM . The final configuration in contrast depends on the conformation of the
matrix that is generated. This number will be examined later on.
For a given abstract configuration, we examine the number of possibly
succeeding (abstract) configurations generated by different normalised pro-
grams. To this end, first assume that processor i performs an input while
all the other processors stay idle. After ` parallel I/Os, there can be at most
H/B + P` ≤ 2P` non-empty blocks in external memory. Hence, there are
at most 2P` blocks that can be read by the input. Afterwards, up to B
new elements are added to internal memory of processor i. We assume that
unneeded elements are removed right away, which allows a choice of 2B such
that there are at most 2B2` succeeding configurations. Now consider the case
processor i performs an output. For ` being the maximal number of I/Os,
there are less than 4P` positions available relative to the non-empty blocks to
perform the output to: 2P (`− 1) non-empty blocks that can be overwritten
and another 2P (`− 1) + 1 empty positions relative to the non-empty blocks.
The content of the output block can consist of up to B out of the Xi,l el-
ements in internal memory of processor i. Further unneeded elements can
be removed after the output which constitutes another 2B different possible
configurations.
Each of the P processors can perform either an input, an output or be
idle during the lth parallel I/O. Thus, there are up to 3P
∏P
i=1
(
Xi,l+B
B
) · 2B ·
4P` possible configurations succeeding a given configuration. A family of
normalised programs with ` parallel I/Os can lead to
∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B · 4P` (1)
distinct abstract configurations.
Different abstract matrix conformations For a family of programs be-
ing able to produce all conformations, ` needs to be large enough such that
(1) is at least as large as the number of abstract configurations representing
all conformations. There are
(
NM
H/NR
)NR different conformations of NR ×NM
matrices with H/NR non-zero entries per row. Furthermore, each of the
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non-zero entries can stem from one of the v input vectors. However, since
we consider abstract configurations and ignore the ordering and multiplicity
of elements within a block, the number of final abstract configurations is
less. For an abstract configuration, it is not clear wether a tuple present in
a block stems from one or multiple rows, neither from which of them. As de-
scribed in [4] the following cases have to be distinguished. If H/NR = B each
block corresponds to exactly one row such that each abstract configuration
describes only a single conformation. In case H/NR > B, a block contains
entries from at most two rows. Hence, a column index in the abstract de-
scription of a block can origin either from the first, second or both rows. For
H/NR < B, a block contains entries from BNR/H different rows. Then, the
at most B indices in the abstract description can be column indices of each
of the BNR/H rows. Thus, there are
(
B
H/NR
)
blocks with the same abstract
description.
Theorem 3. Given block size B, internal memory M ≥ 3B, number of
mappers NM ≥ 91/ and the number of processors P ≤ HB . Creating a sparse
NR × NM matrix with H non-zero entries in row major layout from v ≤
H/NM vectors such that aij = x
(k)
j for a 1 ≤ k ≤ v for each non-zero entry
has (parallel) I/O-complexity
` ≥ min
{
2
5
H
P
,
H
7PB
logmin{MB , 2HPB}min
{
NMNRv
3H
,
NMv
eB
}}
.
Proof. If a family of programs with ` I/Os is able to create all conformations
of NR ×NM matrices in row major layout with H non-zero entries, then∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B · 4P` ≥
(
NR
H/NM
)NM
vH/τR (2)
with
τR ≤

3H if B < H/NR
1 if B = H/NR
(eBNR/H)
H if B > H/NR
has to hold. For ` ≥ 1
5
H
P
, the claim is already proven, so we can assume in
the following ` < 1
4
H
P
. Similar, if NM ≤ 28, then the logarithm in Theorem 3
is smaller than 7 such that the theorem is proven with a scanning bound of
H
PB
which is required for reading the input. Hence, also assume NM > 28.
Taking logarithms and estimating binomial coefficients in (2) yields
`P (B+log 3H)+
∑`
l=1
P∑
i=1
B log
e(Xi,l +B)
B
≥ H log NMNR
H
+H log v− log τR.
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Observe that for all l the term
∏P
i=1Xi,l with
∑P
i=0Xi,l ≤ min {PM,H} is
maximised when X1,l = · · · = XP,l = min {M,H/P}. Hence, we have
`P
(
B + log 3H +B log e
min {M,H/P}+ 1
B
)
≥ H log NMNRv
H
− log τR .
After substituting τ and isolating `, we obtain
` ≥ H
P
log min
{
NMNRv
3H
, NMv
eB
}
log 3H +B log
(
2e(min
{
M
B
, H
PB
}
+ 1)
)
and using the assumptions M ≥ 3B and H/(PB) ≥ 1, we get
` ≥ H
P
log min
{
NMNRv
3H
, NMv
eB
}
log 3H + 7
2
B log min
{
M
B
, 2H
PB
} .
where we used that 2e(x+ 1) ≤ (2x)7/2 for x ≥ 1.
Case 1: For log 3H ≤ 7
2
B log min
{
M
B
, 2H
PB
}
, we have
` ≥ H
7PB
logmin{MB , 2HPB}min
{
NMNRv
3H
,
NMv
eB
}
.
Case 2: If log 3H ≥ 7
2
B log min
{
M
B
, 2H
PB
}
, we can use 3H ≤ H5/4 for H ≥
NM ≥ 28, and with Lemma 2.i, we obtain
` ≥ H
P
log min
{
NMNRv
3H
, NMv
eB
}
5
2
logN
1/
M
.
Using Lemma 2.ii with N1 = NR and N2 = NM , and ignoring v, we have
` ≥ H
P
log min
{
1
3
N M , N
5/8
M
}
5
2
logN
1/
M
.
For NM ≥ 32/ in term, we obtain
` ≥ H
P
log min
{
N
/2
M , N
5/8
M
}
5
2
logN
1/
M
≥ H
P
logN
/2
M
5
2
logN
1/
M
≥ 
2
5
H
P
since N5/8M ≥ N /2M for NM ≥ 1/
8
5−4 and 91/ ≥ 1/ 85−4 for all  > 0.
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Mixed column layout with multiple output pairs
Following [4], for this task, it suffices to consider the multiplication of a
matrix with the all-ones-vector, i.e., the task of simply building row sums of
the matrix. Similarly, we extend the task such that each elementary product
is only used for the calculations of one of the w output vectors. Hence, we
consider w independent tasks of building subsets of row sums. This task can
be seen as a time-inverse variant of the copy task described in Section A.
Instead of spreading copies of input elements, the scattered matrix elements
of the same row have to be collected and summed up to w subset sums.
Therefore, we can use a similar analysis as before, but consider the change
of configurations backwards in time since there are multiple input forms
depending on the conformation that can all create the same output.
Normalisation Again, we describe some normalisations to programs for
this task that do not increase the required number of I/Os. First, observe that
each non-zero entry can only appear once in the final result since we do not
guarantee inverse elements. Hence, copies of matrix entries can be removed
from the program. Second, we assume that non-zero entries from the same
row are summed immediately when present in internal memory. This can only
decrease the number of elements in internal memory at a time, and hence
the number of I/Os. Finally, an element in internal memory shall be deleted
immediately after an I/O if it is no longer used. This implies that an element
that is output will be removed from internal memory immediately after its
output since we argued before that copying is useless. Furthermore, when
an input is performed but some of the elements are removed immediately
after the input, one can think of loading only the elements that are actually
required.
Abstraction We consider an abstract configuration similar to the section
before. Here we consider the set tuples of row indices and destinations of
the elements (or sums of elements). Note that sums can only consist of
elements from the same row and the same destination, otherwise the created
sum cannot run into the final result. Hence, internal memory and each block
states a subset of {(1, 1), . . . , (NR, w)} of size up to M and B, respectively.
Description of programs The proof for this task considers the change of
configurations backwards in time from the final configuration to the initial.
Because concurrent reads are possible in our model, we assume that elements
in a block in external memory, that do not belong to the final output disin-
tegrate magically, when read for the last time. This holds especially for the
25
A LOWER BOUNDS
case an output is performed to the ith block on disk. Since this will replace
the elements present before, the former elements cannot be read any more
and hence, disintegrated before. Thus, outputs are only performed to empty
blocks.
Consider the final configuration after ` I/Os. Since all blocks that do
not belong to the output disintegrated, the final (abstract) configuration
is unique for all programs that compute the matrix vector product for fixed
NR. In contrast, the initial configuration depends on the conformation of the
matrix, the position of the non-zero elements. For a family of programs that
create the matrix vector product for sparse NR ×NM matrices, the changes
of configurations can be consider as a tree rooted in the final configuration.
Each leaf corresponds to a different matrix conformation and each layer of
depth i corresponds to the configurations at time `− i.
We normalised our programs such that computational operations are only
done immediately after an I/O. Hence, it suffices to consider input and output
operations only. Given a certain configuration after l I/Os, we now need to
count the number of possible preceding configurations. Note that since we
normalised our programs to avoid copying matrix entries, at any point in
time there can be no more than H non-empty blocks on disk.
For the lth parallel I/O, consider the case processor i performs an in-
put. The lth configuration can stem from several preceding configurations.
To upper bound the number of preceding configurations, we assume that
some elements of the input block disintegrated immediately after the input.
This changes the configuration on disk, otherwise only the change of internal
memory has to be considered. Again, there are at most H/B + P` ≤ 2P`
non-empty positions on disk to choose which block was input. Furthermore,
there are at most B row indices input. For Xi,l being the number of distinct
row indices in internal memory after the lth I/O, there are at most
(
Xi,l+B
B
)
possibilities which row indices belong to the input. Each of which could
however have been present before, or appear as a new index. This makes an-
other 2B possibilities. Altogether, there are up to
(
Xi,l+B
B
)
2B2P` preceding
configurations if processor i performs an input, while all other processors are
idle.
Now, consider the case that processor i performs an output. This alters
one block on disk that was empty before. Hence, there are up to 4P` possible
preceding configurations. In the preceding configuration, the elements of the
output block are in internal memory. However, when choosing the block
position where the output is performed, these elements are determined by
the (known) configuration after the output.
Each of the P processors can perform either an input, an output or be
idle during the lth I/O. Thus, there are up to 3P
∏P
i=1
(
Xi,l+B
B
)
2B4P` possible
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preceding configurations. A family of programs with ` parallel I/Os can hence
create the matrix vector product from at most
∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B4P` (3)
initial abstract configurations. This result is still independent from the layout
of the matrix.
Different abstract matrix conformations To gain a lower bound on
the I/O-complexity of the mixed column layout, we have to lower bound
(3) by the number of different matrix conformations in mixed column layout
expressed in abstract blocks on disk. We consider matrices with exactly
H/NM elements per column. Think of drawing the non-zero elements for each
column one after another. For the number of non-zero entries per column
H/NM ≤ NR/2, there are at least (NR/2) possibilities to draw the position
of a non-zero element. Furthermore, each element can be involved in the
computation of one of the w output vectors. In total, there are at least
(NR/2)
HwH different matrix conformations. However, abstracting to the
view of (row index, destination) tuples, the ordering of elements within a
block gets hidden. Additionally, if a block contains elements from several
columns, in its abstraction it is not clear from which column(s) a tuple may
stem from. The number of different conformation that correspond to the
same abstract conformation can be bounded from above by BH since each
element can be one of the at most B row indices of its block.
Theorem 4. Given block size B, internal memory M ≥ 3B, number of
reducers NR ≥ 1/8/3 and the number of processors P ≤ HB . Creating the
combined matrix vector product for a sparse NR×NM matrix in mixed column
layout with H non-zero entries for w ≤ H/NR output vectors, with H/NR ≤
N1−M and H/NM ≤ N1−R for  > 0 has (parallel) I/O-complexity
` ≥ min
{

10
H
P
,
H
7PB
logmin{MB , 2HPB}
NRw
2B
}
.
Proof. A lower bound on the minimal number of I/Os ` required for a family
of programs that create the matrix vector product for NR × NM matrices
with H entries in mixed column layout is given by
∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B4P` ≥
(
NR
2B
)H
wH . (4)
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With similar arguments as in the proof of Theorem 3, we can assume ` <
1
4
H/P , and NR ≥ 28. Otherwise the theorem holds trivially. Taking loga-
rithms and estimating binomial coefficients yields
`P (B + log 3H) +
∑`
l=1
P∑
i=1
B log
eXi,l + eB
B
≥ H log NR
2B
+H logw
As described in Section A, the left-hand side is maximised for each l when
X1,l = · · · = XP,l = min {M,H/P}. Thus, we obtain
`P
(
B + log 3H +B log
emin {M,H/P}+ eB
B
)
≥ H log NRw
2B
and isolating `, we can estimate
` ≥ H
P
log NRw
2B
log 3H + 7
2
B log min
{
M
B
, 2H
PB
} .
where we used again M ≥ 3B and H/(PB) ≥ 1.
Case 1: For log 3H ≤ 7
2
B log min
{
M
B
, 2H
PB
}
, the lower bound matches the
sorting algorithm:
` ≥ H
7PB
logmin{MB , 2HPB}
NRw
2B
Case 2: For log 3H > 7
2
B log min
{
M
B
, 2H
PB
}
, we get
` ≥ H
P
log NRw
2B
2 log 3H
.
Using Lemma 2.i, and 3H ≥ H5/4 for H ≥ 28, we have
` ≥ H
P
log NRw
2B
5
2
logN
1/
R
and with Lemma 2.ii, we get
` ≥ H
P
log N
5/8
R w
5
2
logN
1/
R
≥ 
10
H
P
for NR ≥ 1/8/3 which is matched by the direct algorithm.
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Column major layout with multiple output pairs
For column major layout, the number of different abstract matrix confor-
mations corresponds to the number of abstract conformation described in
Section A but with NM and NR exchanged.
If a family of programs with ` I/Os is able to create the matrix vector
product with each NR ×NM matrix with H non-zero entries to obtain w ≤
H/NR vectors of row sum subsets, then
∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B4P` ≥
(
NM
H/NR
)NR
wH/τM (5)
with
τM ≤

3H if B < H/NM
1 if B = H/NM
(eBNM/H)
H if B > H/NM
has to hold. This yields the following theorem.
Theorem 5. Given block size B, internal memory M ≥ 3B, number of
mappers NM ≥ 91/ and the number of processors P ≤ HB . Creating the
combined matrix vector product for a sparse NR×NM matrix in column major
layout with H non-zero entries for w output vectors, and H/NR ≤ N1−M and
H/NM ≤ N1−R for  > 0 has (parallel) I/O-complexity
` ≥ min
{
2
5
H
P
,
H
7PB
logmin{MB , 2HPB}min
{
NMNRw
3H
,
NRw
eB
}}
.
Best-case layout with multiple input and output pairs
For the best-case layout, the algorithm is allowed to choose the layout of the
matrix. This makes the task of building row sums become trivial by setting
the layout of the matrix to row major layout. Hence, we have to follow the
movement and copying of input vector elements as well.
For this task, we consider both, multiple input and multiple output vec-
tors. Recall that any intermediate pair stems from exactly one input element,
and it is required for the computation of only a single output element. For
each of the H non-zero entries in our matrix there is not only a choice of its
position but also the choice from which of the v element it stems from and
which of the w elements is its destination. This results in a total number of(
NMNR
H
)
vHwH different tasks. We assume that v ≥ H/NM and w ≥ H/NR
such that all input and output elements can be useful.
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The task of creating this type of matrix vector product can be seen as
spreading input elements to create elementary products aijx
(kij)
j , and then
collecting these elementary products to form the output vectors. To describe
these two main tasks, we distinguish between matrix entries ai,j, elementary
products aijx
(kij)
j and partial sums
∑
j∈S aijx
(kij)
j which we trace as described
in Section A, and input vector elements which will be followed as described
below. To the first group (matrix entries, elementary products, partial sums),
we also refer as row elements and we call the row index their index.
Normalisation At first, we make again use of the normalisations described
already. In doing so, we distinguish time between input vector elements and
row elements. For row elements, we apply the normalisations described in
Section A (multiple copies are removed, row elements are summed immedi-
ately and unused elements are removed from internal memory after an I/O).
For input vector elements, we use the normalisations of Section A. Further-
more, we create an elementary product aijx
(kij)
j as soon as both elements
reside in memory for the first time, i.e. immediately after an input. The
elementary product is stored at the internal memory position where aij was
present. This is possible since the variable aij is not required for any other
operation than a multiplication with x(kij)j , and can hence be replaced. This
normalisation does not increase the memory usage at any time.
Abstraction As the sections before and analogue to [4], we consider an
abstraction of the current configuration. In this, we define the set of tuples
MVi,j ⊆ {(1, 1), . . . , (NM , v)}, |MVi,j| ≤M of input vector elements that are in
internal memory of processor i after the jth parallel I/O. Similar, letMRi,j ⊆
{(1, 1), . . . , (NR, w)}, |MRi,j| ≤M be the set of tuples of row elements residing
in internal memory of processor i after the jth parallel I/O. Additionally, for
each block on disk, we consider the set of tuples of input vector elements
contained and call this over all blocks on disk together withMV1,j, . . .MVP,j the
abstract input configuration after the jth parallel I/O. Analogously, we define
the abstract row configuration after the jth parallel I/O to beMR1,j, . . . ,MRP,j
together with the sets of tuples of row elements of each block on disk.
Description of programs The final abstract row configuration is again
unique over all programs that create the matrix vector product for fixed NR.
Hence, we can apply our analysis from Section A to describe the number of
different abstract row configurations that can be present during the execution
of a program with ` I/Os after the lth I/O. To describe the abstract input
configurations, we can use the analysis from Section A. Together, the number
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of distinct (input vector / row) configurations that can result from a given
(initial / final) configuration after ` parallel I/O is bounded by (3).
So far, we described all operations concerning only input vector elements,
or only row elements, but no interaction between these elements. There
is only one operation that performs an interaction, and that is multiplying
an input element with a non-zero entries which creates a row element. For
each non-zero entry aij, exactly one multiplication with a x
(kij)
j is performed
during the whole execution of the program. Hence, if in our abstraction,
a row element with index i was created by multiplication from an input
variable with index j, this fixes aij to be non-zero. We normalised pro-
grams such that an elementary product is created immediately when both
elements appear in internal memory together for the first time. This can
only happen after an input. Thus, for each input there are at most B new
elements in internal memory and some Xi,l elements that are already in
internal memory. Hence, there are at most BXi,l possibilities where a mul-
tiplication can be done for each processor after each I/O. In total, we get
Y =
∑`
l=1
∑P
i=1BXi,l ≤ `B · min {PM,H} possibilities where a multiplica-
tion can be performed. Together with the traces that describe the movement
and copying / summing of input and row elements, this give a unique de-
scription of the abstract matrix conformation.
Theorem 6. Given block size B, internal memory M ≥ 3B, and the num-
ber of processors P ≤ H
B
. Creating the combined matrix vector product for
a sparse NR × NM matrix in best-case layout with H non-zero entries for
v ≤ H/NM input and w ≤ H/NR output vectors, with H/NR ≤ N1/6M and
H/NM ≤ N1/6R has (parallel) I/O-complexity
` ≥ min
{
1
20
H
P
,
H
14PB
logmin{MB , 2HPB}
NMNRvw
H min {M,H/P}
}
.
Proof. With the above observations, for a family of programs with ` I/Os
that create the matrix vector product for any NR ×NM matrix with H non-
zero entries where the layout of the matrix can be chosen by the program it
has to hold(
Y
H
)
·
∏`
l=1
3P
P∏
i=1
(
Xi,l +B
B
)
2B4P` ≥
(
NR
H/NM
)NM
vHwH .
Like in the proofs before, we argue that ` < H
4P
and NR ≥ 28, otherwise
the claim holds trivially. The left-hand side is again maximised for Xi,l =
min {M,H/P} for all i, l. Estimating binomials and taking logarithms, we
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have
`P
(
log 3H +
7
2
B log min
{
M
B
,
2H
PB
})
≥ H
(
log
NMNRvw
H
− log e`Bmin {PM,H}
H
)
where we followed the calculations given for the other layouts. Reordering
terms, we obtain
` ≥ H
P
log NMNRvw
e`Bmin{PM,H}
log 3H + 7
2
B log d
with d = min {M/B, 2H/(PB)}. By Lemma A.2 in [4], x ≥ logb(s/x)
t
implies
x ≥ logb(s·t)
2t
. For x = `, s = NMNR
eBmin{PM,H} and t =
P
H
(
log 3H + 7
2
B log d
)
this
results in
` ≥ H
2P
log
NMNRvwP(log 3H+ 72B log d)
eBHmin{PM,H}
log 3H + 7
2
B log d
.
Case 1: For log 3H ≤ 7
2
B log d, we get a lower bound of
` ≥ H
14P
log NMNRvw
Hmin{M,H/P}
B log d
.
Case 2: For log 3H > 7
2
B log d, we get
` ≥ H
4P
log NMNRvw log 3H
eBHmin{M,H/P}
log 3H
≥ H
4P
log NMNR
eHBd
5
4
logH
for H ≥ 28. Setting H/NM ≤ N
1
6
R and using Lemma 2.i with  =
5
6
, we get
` ≥ H
5P
log
N
5/6
R
eBd
logN
6/5
R
for NR ≥ 9. Using Lemma 2.iii, with N1 = NM and N2 = NR, we get
` ≥ H
6P
log
5
6
N
5/6
R
N
3/8
R N
3/(7B)
R
logNR
>
H
6P
log 5
6
N
1/3
R
logNR
≥ H
20P
for B ≥ 4, using NR ≥ 28 > (65)30 such that 56N1/3 ≥ N3/10.
32
A LOWER BOUNDS
Transposing bound
Another method to obtain a lower bounds for the I/O-complexity is pre-
sented in [1]. They use a potential function to lower bound the complexity of
dense matrix transposition. This bound can also be applied to sparse matrix
transposition, if the matrix is given in column major layout.
In the following, we extend the potential to the PEM model. For each
block j written on disk at time t, its togetherness rating is defined by
Bj(t) =
H/B∑
i=1
f(xij(t))
where xij(t) is the number of elements present in block j at time t that belong
to the ith output block, and
f(x) =
{
x log x for x > 0
0 otw.
Similarly, to internal memory of processor k, a togetherness rating of
Mk(t) =
H/B∑
i=1
f(yik(t))
is assigned with yik(t) being the number of elements that belong to output
block i and reside at time t in internal memory of processor k. The potential
is then defined by
Φ(t) =
P∑
k=1
Mk(t) +
∞∑
j=1
Bj(t) .
In [1], it is shown that the change of the potential induced by an I/O is
∆Φ(t) < 2B log M
B
. To extend the bound for the PEM-model, we have to
restate this argument for parallel I/Os.
Lemma 3. The increase of the potential during one parallel I/O is bounded
by
∆Φ(t+ 1) ≤ PB log 2e+ PB log min {M,H/P}
B
.
Proof. Obviously, an output can never increase the potential. An input of
block j by processor k in contrast induces the following change in the poten-
tial
∆Φ(t+ 1) =
H/B∑
i=1
f(yik(t) + xij(t))− f(yik(t))− f(xij(t)) .
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Hence the maximal increase of the potential function is bounded by
∆Φ(t+ 1) ≤
P∑
k=1
H/B∑
i=1
f(yik(t) + xijk(t))− f(yik(t))− f(xijk(t)) .
where jk is the index of the block input by processor k.
Let Ikjk(t) be the set of indices i such that xijk(t) ≥ 1 and yik(t) ≥ 1.
Substituting f(x), we obtain
∆Φ(t+ 1) ≤
P∑
k=1
∑
i∈Ikjk (t)
yik(t) log
yik(t) + xijk(t)
yik(t)
+ xijk(t) log
yik(t) + xijk(t)
xijk(t)
≤
P∑
k=1
∑
i∈Ikjk (t)
xijk(t)
ln 2
+ xij(t) log
yik(t) + xijk(t)
xijk(t)
≤ PB log e+
P∑
k=1
∑
i∈Ikjk (t)
xijk(t) log
2yik(t)
xijk(t)
≤ PB log 2e+
P∑
k=1
∑
i∈Ikjk (t)
xijk(t) log
yik(t)
xijk(t)
.
Now let
∑P
k=1
∑
i∈Ikjk (t)
xijk(t) = X(t) and
∑P
k=1
∑
i∈Ikjk (t)
yij(t) = Y (t)
for 1 ≤ k ≤ P . In order to upper bound ∆Φ(t + 1), we substitute xˆijk(t) =
xijk(t)/X(t) and yˆik(t) = yik(t)/Y (t) such that we get
∆Φ(t+ 1) ≤ PB log 2e+
P∑
k=1
∑
i∈Ikjk (t)
X(t)xˆijk(t)
[
log
yˆik(t)
xˆijk(t)
+ log
Y (t)
X(t)
]
= PB log 2e+X(t) log
Y (t)
X(t)
+X(t)
P∑
k=1
∑
i∈Ikjk (t)
xˆijk(t) log
yˆik(t)
xˆijk(t)
.
The last sum describes a negative Kullback–Leibler divergence. Note that
for fixed k and t, xˆijk(t) and yˆik(t) constitute a probability distribution over
{1, . . . , k}× Ikjk(t). It is well known that the Kullback–Leibler divergence is
minimised when both probability distributions equal, and positive otherwise.
Hence, since it appears in a negative form, the last term is upper bounded
by 0.
Considering the second term, we obviously have X(t) ≤ PB and Y (t) ≤
min {PM,H}. Thus, X(t) log Y (t)
X(t)
≤ X(t) log min{PM,H}
X(t)
which is in term
upper bounded by B log min
{
M
B
, H
PB
}
since min {PM,H} ≥ B.
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Since we can exclude copy operations for this task, the final potential
is obviously Φ(`) = H logB. The initial potential in contrast has to be
considered for each matrix separately. W.l.o.g., in the following let NM ≥ NR.
For H/NM ≥ B, any matrix that is row-wise H/NM -regular and column-
wise H/NR-regular has an initial potential of Φ(0) = 0: Observe that in
this case each input block intersects with an output block in at most one
element. Hence, the potential yields a lower bound of Ω
(
H
PB
logdB
)
with
d = min
{
M
B
, H
PB
}
.
For H/NM < B, we consider the following matrix. All non-zero entry aij
are located at coordinates where (i − 1)H/NR + 1 ≤ j ≤ iH/NR mod NM
holds. Observe that any matrix with such a conformation stored in column
or row major layout corresponds directly to a dense h/NM × NM matrix in
column major layout, row major respectively. Thus, conform to [1] we get
an initial potential of Φ(0) = h log max
{
1, B/ h
Nx
, B/Nx, B
2/h
}
. Hence, we
get for this dense matrix a lower bound of
Ω
(
H
PB
logd min
{
B,
H
NM
, NM ,
H
B
})
. (6)
Combining the bounds
Consider a matrix given in column major layout. For the scenario NM > B >
H/NM , the minimum breaks down to the termH/NM . Combining the results
from Theorem 5 with the above bound we get Ω
(
H
PB
(
logd
H
NM
+ logd
NMNR
H
))
which is bound from below by Ω
(
H
PB
logdNR
)
. Similar observations hold for
NR > B > H/NR. Considering the other cases for the minimum in (6), we
get a lower bound of
Ω
(
min
{
H
P
,
H
PB
logd min
{
NMNRB
H
,NM , NR,
H
B
}})
I/Os for matrices in column major layout.
Given a matrix in mixed column layout, we can apply (6) as well since
column major is a special case of the mixed column layout. Hence, with
similar considerations, we obtain a lower bound of
Ω
(
min
{
H
P
,
H
PB
logd min
{
NR,
H
B
}})
I/Os for matrices in mixed column layout.
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